Abstract-A 2.4-GHz low power polar transmitter architecture is proposed in this paper. A dynamic biasing circuit, controlled by a digital envelope signal, is used to linearize the inputoutput characteristic of the overdriven class-C power amplifier. A model of the transmitter is presented and used for initial assessment of the achievable performance in terms of efficiency and linearity. The transmitter is designed in a 65 nm CMOS technology. The transistor-level simulations indicate that the transmitter successfully meets the requirements of the IEEE 802.15.6 standard for wireless body area networks. The simulated amplifier consumes 5 mA from a 1.2 V supply while delivering 1.8 dBm of output power with a peak efficiency of 26.5%.
I. INTRODUCTION
Wireless Body Area Networks (WBAN) support a wide range of medical and consumer electronic applications. Devices utilized in these applications have to meet the demands for low power consumption and low fabrication cost in order to allow for unobstructed use. The new IEEE 802.15.6 standard is optimized to meet the demanding low energy yet robust needs of WBAN [1] . The design of an efficient transmitter, as one of the most power hungry blocks, remains an important issue in WBAN devices.
Exhaustive research has already been done in the area of power amplification [2] - [5] . However, most publications concerning the high efficiency amplifiers are dealing with power levels much higher than those needed in the WBAN applications, which allows more freedom in the design. The low power transmitters reported in [6] , [7] rely on a direct conversion architecture employing a class A power amplifier (PA). Even though the architecture is not highly efficient, its simplicity allows for only a few mA of consumption. In addition, small area occupied by the transmitter facilitates the integration, hence reducing the overall cost of the system. Polar transmitters utilizing switching PAs have been presented in [8] , [9] . Although more complex, these transmitters exhibit higher efficiency compared to the traditional ones. In [10] another interesting architecture is presented based on injectionlocking, capable of achieving very low power consumption.
This paper describes the design of a 2.4-GHz CMOS lowpower transmitter compliant with the IEEE 802.15.6 standard. Section II introduces the architecture of the transmitter. A model and transistor level implementation are presented in Sections III and IV. Simulation results are presented in Section V, followed by a conclusion in Section VI.
II. ARCHITECTURE Fig. 1 depicts the proposed polar amplifier architecture. The in-phase and quadrature signals are digitally converted into envelope A(t) and phase φ(t) components. Subsequently the phase signal is converted into a constant envelope RF signal and fed to the class-AB preamplifier. Digital envelope signal controls the biasing circuit which dynamically adjusts the cascode transistor gate voltage V G . The output stage is implemented as a single-ended, overdriven cascode class C power amplifier. The bottom transistor, driven by the modulated phase signal, behaves like a switch. It determines the conduction angle of the amplifier and the phase of the output signal. The cascode transistor operates as a current source, effectively limiting the amplitude of the output current pulse. The pulse amplitude is determined by the biasing voltage of the cascode transistor. Consequently, the amplitude of the transmitted signal will be set by the envelope code, providing the linearity necessary to satisfy the output spectrum mask defined by the standard.
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III. TRANSMITTER MODEL
Two aspects are of primary concern in the transmitter model. First is the impact of envelope quantization on the output spectrum. Second is the impact of the bias voltage swing on efficiency. System level simulations are performed in MATLAB/Simulink environment in order to estimate the performance and determine the requirements of the biasing circuit. The equivalent baseband model is depicted in Fig. 2 .
Simulations are performed using a π/4-DQPSK modulation. The power amplifier (PA) is modeled using a memoryless nonlinear model. The output voltage amplitude and phase as The variation of the signal spectrum with the resolution of the envelope signal is depicted in fig. 4 . Simulation results suggest that 3 envelope bits are already sufficient to satisfy the output spectrum mask. Further improvement can be achieved by increasing the resolution. Simulated error vector magnitude (EVM) in the case of 3 and 4 bits is 4.5% and 3.2%. Further increase of the resolution offers no significant improvement in terms of EVM as it will be dominated by AM-AM and AM-PM distortion as well as by limited bandwidth of the amplitude and phase path. The average efficiency of the presented PA can be calculated according to (1) 
where The presented calculations illustrate the influence of the biasing voltage peak value on overall performance of the transmitter. To exploit the potential of the presented architecture, biasing circuit must be designed in such a way to allow full voltage swing at the output, while maintaining sufficient linearity to meet the requirements specified by the standard.
IV. BIASING CIRCUIT
It is essentially a digital to analog converter, converting the digital envelope signal into the gate voltage V G of the output cascode transistor M O2 ( fig. 7 ) Based on the results stated in the previous section, a 4 envelope bits implementation is chosen as a compromise between complexity and performance. Transistors M B1 − M B6 operate as a binary weighted current mirror. The input code determines the drain current of the transistor M 1 and, consequently, the gate voltage V G , effectively defining the output voltage amplitude. Range of the biasing voltage is determined by the size of M 1 and the range of the current I 1 . The peak of the output current pulse will be determined by the static characteristics of M O2 . Therefore, while the switch M O1 is closed, transistors M 1 and M O2 can be considered to behave like a current mirror. Hence, it is expected that the amplitude of the output current depends linearly on the current I 1 . However, the large voltage swing at the drain of transistor M O2 influences the output current amplitude making its value lower than anticipated. Moreover, M O2 is a thick oxide, minimum channel length device, and as such suffers from short channel effects. On the other hand, length of M 1 is much larger, resulting in reduced short channel effects and causing further discrepancy between the I D (V GS ) characteristics of the two transistors. A large ratio between transistors M 1 and M O2 , is necessary in order to reduce the power consumption of the biasing circuit. The above discussed effects are the two main contributors to the non-linear dependence between the current I 1 and the amplitude of the output current. As a result, the overall characteristic is highly non-linear, as depicted in fig. 8 (blue curve).
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Linearity of the overall input code -output power characteristic can be improved by the use of the feedback transistor M 2 . Introducing the feedback changes the relation between the input code and the drain current of transistor M 1 . Without feedback this relation is given by
where N is the input code, and I B is the reference current. Addition of M 2 alters the drain current of M B1 which is no longer constant and equal to I B . This results in a different 
where M is the ratio between transistors M 2 and M 1 . Clearly, product N M must remain smaller than 1 to ensure correct operation of the circuit. By tuning the ratio M and the reference current I B it is possible to compensate for the nonlinear characteristic of the transmitter, as shown by the red curve in fig. 8 . Characteristic of the biasing circuit V G (N ) obtained from the transistor-level simulation was then used for the system level simulation. Fig. 9 depicts the simulated output spectrum for the two cases, with and without feedback. The proposed linearization significantly decreases spectral regrowth and provides a margin of more than 15 dB outside of the signal band.
V. SIMULATION RESULTS
The simulated output power as a function of input code is presented in fig. 10 . The peak output power is equal to 1.8 dBm and the dynamic range of the proposed transmitter is approximately 28 dB. However it requires the use of predistortion to compensate for the AM-PM nonlinearity. Otherwise, the dynamic range will be limited by phase distortion at lower levels of the biasing voltage.
The simulated current consumption, overall and for each block of the transmitter, is presented in fig. 11 . The overall consumption is clearly dominated by the consumption of the main PA. The peak efficiency, accounting for the losses in Although this work is only based on MATLAB and transistorlevel simulations, the actual performance should remain comparable to the related work after fabrication. 
VI. CONCLUSION
The principle and the design of a 2.4-GHz low power polar transmitter in a 65 nm CMOS technology have been presented. The linear input-output characteristic is obtained by the use of a dynamic biasing circuit that converts the digital envelope signal into the biasing voltage of the output PA. An implementation utilizing 4 bits is described, but the resolution could easily be extended using the same principle, to allow for the transmission of signals employing higher order modulation schemes. The total simulated current consumption of the transmitter is as low as 7.7 mA from a 1.2 V supply, while delivering 1.8 dBm of the output power, with an amplifier peak efficiency of 26.5%.
